Abstract: We report on nanosheet-based FETs as key enablers for the continuation of the CMOS logic scaling roadmap beyond finFETs. Their source/drain (S/D) definition is an important differentiator, ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback