Abstract: Analog designs consist of multiple hierarchical functional blocks. Each block can be built using one of several design topologies, where the choice of topology is based on circuit ...
Abstract: Arithmetic circuits require a verification process to prove that the gate level circuit is functionally equivalent to a high level specification. This paper presents an automatic equivalence ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback